


**μPD8048 FAMILY OF SINGLE CHIP  
 8-BIT MICROCOMPUTERS**

**DESCRIPTION** The μPD8048 family of single chip 8-bit microcomputers is comprised of the μPD8048, μPD8748 and μPD8035L. The processors in this family differ only in their internal program memory options: The μPD8048 with 1K x 8 bytes of mask ROM, the μPD8748 with 1K x 8 bytes of UV erasable EPROM and the μPD8035L with external memory.

- FEATURES**
- Fully Compatible With Industry Standard 8048/8748/8035
  - NMOS Silicon Gate Technology Requiring a Single +5V Supply
  - 2.5 μs Cycle Time. All Instruction 1 or 2 Bytes
  - Interval Timer/Event Counter
  - 64 x 8 Byte RAM Data Memory
  - Single Level Interrupt
  - 96 Instructions: 70% Single Byte
  - 27 I/O Lines
  - Internal Clock Generator
  - 8 Level Stack
  - Compatible With 8080A/8085A Peripherals
  - Available in Both Ceramic and Plastic 40 Pin Packages

**PIN CONFIGURATION**



# μ PD8048/8748/8035L

## FUNCTIONAL DESCRIPTION

The NEC μPD8048, μPD8748 and μPD8035L are single component, 8-bit, parallel microprocessors using N-channel silicon gate MOS technology. The μPD8048/8748/8035L efficiently function in control as well as arithmetic applications. The flexibility of the instruction set allows for the direct set and reset of individual data bits within the accumulator and the I/O port structure. Standard logic function implementation is facilitated by the large variety of branch and table look-up instructions.

The μPD8048/8748/8035L instruction set is comprised of 1 and 2 byte instructions with over 70% single-byte and requiring only 1 or 2 cycles per instruction with over 50% single-cycle.


The μPD8048 series of microprocessors will function as stand alone microcomputers. Their functions can easily be expanded using standard 8080A/8085A peripherals and memories.

The μPD8048 contains the following functions usually found in external peripheral devices: 1024 x 8 bits of ROM program memory; 64 x 8 bits of RAM data memory; 27 I/O lines; an 8-bit interval timer/event counter; oscillator and clock circuitry.

The μPD8748 differs from the μPD8048 only in its 1024 x 8-bit UV erasable EPROM program memory instead of the 1024 x 8-bit ROM memory. It is useful in preproduction or prototype applications where the software design has not yet been finalized or in system designs whose quantities do not require a mask ROM.

The μPD8035L is intended for applications using external program memory only. It contains all the features of the μPD8048 except the 1024 x 8-bit internal ROM. The external program memory can be implemented using standard 8080A/8085A memory products.

## BLOCK DIAGRAM



PIN IDENTIFICATION

PIN		FUNCTION
NO.	SYMBOL	
1	T <sub>0</sub>	Testable input using conditional transfer functions JT <sub>0</sub> and JNT <sub>0</sub> . The internal State Clock (CLK) is available to T <sub>0</sub> using the ENTO CLK instruction. T <sub>0</sub> can also be used during programming as a testable flag.
2	XTAL 1	One side of the crystal input for external oscillator or frequency (non TTL compatible V <sub>IH</sub> ).
3	XTAL 2	The other side of the crystal input.
4	RESET	Active low input for processor initialization. RESET is also used for PROM programming verification and power-down (non TTL compatible V <sub>IH</sub> ).
5	SS	Single Step input (active-low). SS together with ALE allows the processor to "single-step" through each instruction in program memory.
6	INT	Interrupt input (active-low). INT will start an interrupt if an enable interrupt instruction has been executed. A reset will disable the interrupt. INT can be tested by issuing a conditional jump instruction.
7	EA	External Access input (active-high). A logic "1" at this input commands the processor to perform all program memory fetches from external memory.
8	RD	READ strobe output (active-low). RD will pulse low when the processor performs a BUS READ. RD will also enable data onto the processor BUS from a peripheral device and function as a READ STROBE for external DATA MEMORY.
9	PSEN	Program Store Enable output (active-low). PSEN becomes active only during an external memory fetch.
10	WR	WRITE strobe output (active-low). WR will pulse low when the processor performs a BUS WRITE. WR can also function as a WRITE STROBE for external DATA MEMORY.
11	ALE	Address Latch Enable output (active high). Occurring once each cycle, the falling edge of ALE latches the address for external memory or peripherals. ALE can also be used as a clock output.
12 - 19	D <sub>0</sub> - D <sub>7</sub> BUS	8-bit, bidirectional port. Synchronous reads and writes can be performed on this port using RD and WR strobes. The contents of the D <sub>0</sub> - D <sub>7</sub> BUS can be latched in a static mode.  During an external memory fetch, the D <sub>0</sub> - D <sub>7</sub> BUS holds the least significant bits of the program counter. PSEN controls the incoming addressed instruction. Also, for an external RAM data store instruction the D <sub>0</sub> - D <sub>7</sub> BUS, controlled by ALE, RD and WR, contains address and data information.
20	VSS	Processor's GROUND potential.
21 - 24, 35 - 38	P <sub>20</sub> - P <sub>27</sub> : PORT 2	Port 2 is the second of two 8-bit quasi-bidirectional ports. For external data memory fetches, the four most significant bits of the program counter are contained in P <sub>20</sub> - P <sub>23</sub> . Bits P <sub>20</sub> - P <sub>23</sub> are also used as a 4-bit I/O bus for the μPD8243, INPUT/OUTPUT EXPANDER.
25	PROG	Program Pulse. A +25V pulse applied to this input is used for programming the μPD8748. PROG is also used as an output strobe for the μPD8243.
26	VDD	Programming Power Supply. VDD must be set to +25V for programming the μPD8748, and to +5V for the ROM and PROM versions for normal operation. VDD functions as the Low Power Standby input for the μPD8048.
27 - 34	P <sub>10</sub> - P <sub>17</sub> : PORT 1	Port 1 is one of two 8-bit quasi-bidirectional ports.
39	T1	Testable input using conditional transfer functions JT <sub>1</sub> and JNT <sub>1</sub> . T1 can be made the counter/timer input using the STRT CNT instruction.
40	VCC	Primary Power Supply. VCC must be +5V for programming and operation of the μPD8748, and for operation of the μPD8035L and μPD8048.



# μPD8048/8748/8035L

Operating Temperature . . . . . 0°C to +70°C  
 Storage Temperature (Ceramic Package) . . . . . -65°C to +150°C  
 Storage Temperature (Plastic Package) . . . . . -65°C to +125°C  
 Voltage on Any Pin . . . . . - 0.5 to +7 Volts ①  
 Power Dissipation . . . . . 1.5 W

## ABSOLUTE MAXIMUM RATINGS\*

Note: ① With respect to ground.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\*T<sub>a</sub> = 25°C

T<sub>a</sub> = -0°C to +70°C; V<sub>CC</sub> = V<sub>DD</sub> = +5V ± 10%; V<sub>SS</sub> = 0V

## DC CHARACTERISTICS

PARAMETER	SYMBOL	LIMITS			UNIT	TEST CONDITIONS
		MIN	TYP	MAX		
Input Low Voltage (All Except XTAL 1, XTAL 2)	V <sub>IL</sub>	-0.5		0.8	V	
Input High Voltage (All Except XTAL 1, XTAL 2, RESET)	V <sub>IH</sub>	2.0		V <sub>CC</sub>	V	
Input High Voltage (RESET, XTAL 1, XTAL 2)	V <sub>IH1</sub>	3.8		V <sub>CC</sub>	V	
Output Low Voltage (BUS)	V <sub>OL</sub>			0.45	V	I <sub>OL</sub> = 2.0 mA
Output Low Voltage (RD, WR, PSEN, ALE)	V <sub>OL1</sub>			0.45	V	I <sub>OL</sub> = 1.8 mA
Output Low Voltage (PROG)	V <sub>OL2</sub>			0.45	V	I <sub>OL</sub> = 1.0 mA
Output Low Voltage (All Other Outputs)	V <sub>OL3</sub>			0.45	V	I <sub>OL</sub> = 1.6 mA
Output High Voltage (BUS)	V <sub>OH</sub>	2.4			V	I <sub>OH</sub> = -400 μA
Output High Voltage (RD, WR, PSEN, ALE)	V <sub>OH1</sub>	2.4			V	I <sub>OH</sub> = -100 μA
Output High Voltage (All Other Outputs)	V <sub>OH2</sub>	2.4			V	I <sub>OH</sub> = -40 μA
Input Leakage Current (T <sub>1</sub> , INT)	I <sub>IL</sub>			±10	μA	V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>
Input Leakage Current (P <sub>10</sub> -P <sub>17</sub> , P <sub>20</sub> -P <sub>27</sub> , EA, SS)	I <sub>IL1</sub>			-500	μA	V <sub>CC</sub> ≥ V <sub>IN</sub> ≥ V <sub>SS</sub> + 0.45V
Output Leakage Current (BUS, T <sub>0</sub> - High Impedance State)	I <sub>OL</sub>			±10	μA	V <sub>CC</sub> ≥ V <sub>IN</sub> ≥ V <sub>SS</sub> + 0.45V
Power Down Supply Current	I <sub>DD</sub>		7	15	mA	T <sub>a</sub> = 25°C
Total Supply Current	I <sub>DD</sub> + I <sub>CC</sub>		60	135	mA	T <sub>a</sub> = 25°C

T<sub>a</sub> = 25°C ± 5°C; V<sub>CC</sub> = +5V ± 10%; V<sub>DD</sub> = +25V ± 1V

## DC CHARACTERISTICS PROGRAMMING THE μPD8748

PARAMETER	SYMBOL	LIMITS			UNIT	TEST CONDITIONS
		MIN	TYP	MAX		
V <sub>DD</sub> Program Voltage High-Level	V <sub>DOH</sub>	24.0		26.0	V	
V <sub>DD</sub> Voltage Low-Level	V <sub>DDL</sub>	4.75		5.25	V	
PROG Voltage High-Level	V <sub>PH</sub>	21.5		24.5	V	
PROG Voltage Low-Level	V <sub>PL</sub>			0.2	V	
EA Program or Verify Voltage High-Level	VEAH	21.5		24.5	V	
EA Voltage Low-Level	VEAL			5.25	V	
V <sub>DD</sub> High Voltage Supply Current	I <sub>DD</sub>			30.0	mA	
PROG High Voltage Supply Current	I <sub>PROG</sub>			16.0	mA	
EA High Voltage Supply Current	I <sub>EA</sub>			1.0	mA	

READ, WRITE AND INSTRUCTION FETCH – EXTERNAL DATA AND PROGRAM MEMORY

AC CHARACTERISTICS

T<sub>a</sub> = 0°C to +70°C; V<sub>CC</sub> - V<sub>DD</sub> = +5V ± 10%; V<sub>SS</sub> = 0V

PARAMETER	SYMBOL	LIMITS			UNIT	TEST CONDITIONS
		MIN	TYP	MAX		
ALE Pulse Width	t <sub>LL</sub>	400			ns	
Address Setup before ALE	t <sub>AL</sub>	120			ns	
Address Hold from ALE	t <sub>LA</sub>	80			ns	
Control Pulse Width (PSEN, RD, WR)	t <sub>CC</sub>	700			ns	
Data Setup before WR	t <sub>DW</sub>	500			ns	
Data Hold after WR	t <sub>WD</sub>	120			ns	C <sub>L</sub> = 20 pF
Cycle Time	t <sub>CY</sub>	2.5		15.0	μs	6 MHz XTAL
Data Hold	t <sub>DR</sub>	0		200	ns	
PSEN, RD to Data In	t <sub>RD</sub>			500	ns	
Address Setup before WR	t <sub>AW</sub>	230			ns	
Address Setup before Data In	t <sub>AD</sub>			950	ns	
Address Float to RD, PSEN	t <sub>AFC</sub>	0			ns	
Control Pulse to ALE	t <sub>CA</sub>	10			ns	

Notes: ① For Control Outputs: C<sub>L</sub> = 80 pF

For Bus Outputs: C<sub>L</sub> = 150 pF

t<sub>CY</sub> = 2.5 μs

PORT 2 TIMING

T<sub>a</sub> = 0°C to +70°C; V<sub>CC</sub> = +5V ± 10%


PARAMETER	SYMBOL	LIMITS			UNIT	TEST CONDITIONS
		MIN	TYP	MAX		
Port Control Setup before Falling Edge of PROG	t <sub>CP</sub>	110			ns	
Port Control Hold after Falling Edge of PROG	t <sub>PC</sub>	100			ns	
PROG to Time P2 Input must be Valid	t <sub>PR</sub>			810	ns	
Output Data Setup Time	t <sub>DP</sub>	250			ns	
Output Data Hold Time	t <sub>PD</sub>	65			ns	
Input Data Hold Time	t <sub>PF</sub>	0		150	ns	
PROG Pulse Width	t <sub>pp</sub>	1200			ns	
Port 2 I/O Data Setup	t <sub>PL</sub>	350			ns	
Port 2 I/O Data Hold	t <sub>LP</sub>	150			ns	




PROGRAMMING SPECIFICATIONS – μPD8748

T<sub>a</sub> = 25°C ± 5°C; V<sub>CC</sub> = +5V ± 10%; V<sub>DD</sub> = +25V ± 1V


PARAMETER	SYMBOL	LIMITS			UNIT	TEST CONDITIONS
		MIN	TYP	MAX		
Address Setup Time before RESET ↑	t <sub>AW</sub>	4 t <sub>CY</sub>				
Address Hold Time after RESET ↑	t <sub>WA</sub>	4 t <sub>CY</sub>				
Data In Setup Time before PROG ↑	t <sub>DW</sub>	4 t <sub>CY</sub>				
Data In Hold Time after PROG ↓	t <sub>WD</sub>	4 t <sub>CY</sub>				
RESET Hold Time to VERIFY	t <sub>PH</sub>	4 t <sub>CY</sub>				
V <sub>DD</sub>	t <sub>VDDW</sub>	4 t <sub>CY</sub>				
V <sub>DD</sub> Hold Time after PROG ↓	t <sub>VDDH</sub>	0				
Program Pulse Width	t <sub>PW</sub>	50		60	ms	
Test 0 Setup Time before Program Mode	t <sub>TW</sub>	4 t <sub>CY</sub>				
Test 0 Hold Time after Program Mode	t <sub>WT</sub>	4 t <sub>CY</sub>				
Test 0 to Data Out Delay	t <sub>DQ</sub>			4 t <sub>CY</sub>		
RESET Pulse Width to Latch Address	t <sub>WW</sub>	4 t <sub>CY</sub>				
V <sub>DD</sub> and PROG Rise and Fall Times	t <sub>r</sub> , t <sub>f</sub>	0.5		2.0	μs	
Processor Operation Cycle Time	t <sub>CY</sub>	5.0			μs	
RESET Setup Time before EA ↑	t <sub>RE</sub>	4 t <sub>CY</sub>				



**INSTRUCTION FETCH FROM EXTERNAL MEMORY**




**READ FROM EXTERNAL DATA MEMORY**




**WRITE TO EXTERNAL MEMORY**


TIMING WAVEFORMS  
(CONT.)



PORT 2 TIMING



PROGRAM/VERIFY TIMING  
(μPDB748 ONLY)



VERIFY MODE TIMING  
(μPD8048/8748 ONLY)

Notes ① Conditions: CS: TTL Logic "1"; Ao: TTL Logic "0" must be met. Use 10K resistor to VCC for CS, and 10K resistor to VSS for Ao.  
② tCY: 5 μs can be achieved using a 3 MHz frequency source (LC, XTAL or external) at the XTAL 1 and XTAL 2 inputs.



MNEMONIC	FUNCTION	DESCRIPTION	INSTRUCTION CODE								CYCLES	BYTES	FLAGS			
			D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>			C	AC	F <sub>0</sub>	F <sub>1</sub>
<b>ACCUMULATOR</b>																
ADD A, # data	(A) + (A) + data	Add Immediate the specified Data to the Accumulator.	0	0	0	0	0	0	1	1	2	2				
ADD A, Rr	(A) + (A) + (Rr) for r = 0 - 7	Add contents of designated register to the Accumulator.	0	1	1	0	1	r	r	r	1	1				
ADD A, @ Rr	(A) + (A) + ((Rr)) for r = 0 - 1	Add indirect the contents the data memory location to the Accumulator.	0	1	1	0	0	0	0	r	1	1				
ADDC A, # data	(A) + (A) + (C) + data	Add Immediate with carry the specified data to the Accumulator.	0	0	0	1	0	0	1	1	2	2				
ADDC A, Rr	(A) + (A) + (C) + (Rr) for r = 0 - 7	Add with carry the contents of the designated register to the Accumulator.	0	1	1	1	1	r	r	r	1	1				
ADDC A, @ Rr	(A) + (A) + (C) + ((Rr)) for r = 0 - 1	Add Indirect with carry the contents of data memory location to the Accumulator.	0	1	1	1	0	0	0	r	1	1				
ANL A, # data	(A) - (A) AND data	Logical and specified Immediate Data with Accumulator.	0	1	0	1	0	0	1	1	2	2				
ANL A, Rr	(A) - (A) AND (Rr) for r = 0 - 7	Logical and contents of designated register with Accumulator.	0	1	0	1	1	r	r	r	1	1				
ANL A, @ Rr	(A) - (A) AND ((Rr)) for r = 0 - 1	Logical and Indirect the contents of data memory location with Accumulator.	0	1	0	1	0	0	0	r	1	1				
CPL A	(A) - NOT (A)	Complement the contents of the Accumulator.	0	0	1	1	0	1	1	1	1	1				
CLR A	(A) - 0	CLEAR the contents of the Accumulator.	0	0	1	0	0	1	1	1	1	1				
DA A		DECIMAL ADJUST the contents of the Accumulator.	0	1	0	1	0	1	1	1	1	1				
DEC A	(A) - (A) 1	DECREMENT by 1 the accumulator's contents.	0	0	0	0	0	1	1	1	1	1				
INC A	(A) - (A) + 1	Increment by 1 the accumulator's contents.	0	0	0	1	0	1	1	1	1	1				
ORL A, # data	(A) - (A) OR data	Logical OR specified immediate data with Accumulator	0	1	0	0	0	0	1	1	2	2				
ORL A, Rr	(A) - (A) OR (Rr) for r = 0 - 7	Logical OR contents of designated register with Accumulator.	0	1	0	0	1	r	r	r	1	1				
ORL A, @ Rr	(A) - (A) OR ((Rr)) for r = 0 - 1	Logical OR Indirect the contents of data memory location with Accumulator.	0	1	0	0	0	0	0	r	1	1				
RL A	(AN + 1) - (AN) (A <sub>0</sub> ) - (A <sub>7</sub> ) for N = 0 - 6	Rotate Accumulator left by 1-bit without carry.	1	1	1	0	0	1	1	1	1	1				
RLC A	(AN + 1) - (AN); N = 0 - 6 (A <sub>0</sub> ) - (C) (C) - (A <sub>7</sub> )	Rotate Accumulator left by 1-bit through carry.	1	1	1	1	0	1	1	1	1	1				
RR A	(AN) - (AN + 1); N = 0 - 6 (A <sub>7</sub> ) - (A <sub>0</sub> )	Rotate Accumulator right by 1-bit without carry.	0	1	1	1	0	1	1	1	1	1				
RRC A	(AN) - (AN + 1); N = 0 - 6 (A <sub>7</sub> ) - (C) (C) - (A <sub>0</sub> )	Rotate Accumulator right by 1-bit through carry.	0	1	1	0	0	1	1	1	1	1				
SWAP A	(A <sub>4-7</sub> ) - (A <sub>0-3</sub> )	Swap the 2.4-bit nibbles in the Accumulator.	0	1	0	0	0	1	1	1	1	1				
XRL A, # data	(A) - (A) XOR data	Logical XOR specified immediate data with Accumulator.	1	1	0	1	0	0	1	1	2	2				
XRL A, Rr	(A) - (A) XOR (Rr) for r = 0 - 7	Logical XOR contents of designated register with Accumulator.	1	1	0	1	1	r	r	r	1	1				
XRL A, @ Rr	(A) - (A) XOR ((Rr)) for r = 0 - 1	Logical XOR Indirect the contents of data memory location with Accumulator.	1	1	0	1	0	0	0	r	1	1				
<b>BRANCH</b>																
DJNZ Rr, addr	(Rr) - (Rr) - 1; r = 0 - 7 if (Rr) ≠ 0: (PC 0 - 7) - addr	Decrement the specified register and test contents.	1	1	1	0	1	r	r	r	2	2				
JBb addr	(PC 0 - 7) - addr if Bb = 1 (PC) - (PC) + 2 if Bb = 0	Jump to specified address if Accumulator bit is set.	a <sub>7</sub>	a <sub>6</sub>	a <sub>5</sub>	a <sub>4</sub>	a <sub>3</sub>	a <sub>2</sub>	a <sub>1</sub>	a <sub>0</sub>	2	2				
JC addr	(PC 0 - 7) - addr if C = 1 (PC) - (PC) + 2 if C = 0	Jump to specified address if carry flag is set.	1	1	1	1	0	1	1	0	2	2				
JF0 addr	(PC 0 - 7) - addr if FO = 1 (PC) - (PC) + 2 if FO = 0	Jump to specified address if Flag FO is set.	a <sub>7</sub>	a <sub>6</sub>	a <sub>5</sub>	a <sub>4</sub>	a <sub>3</sub>	a <sub>2</sub>	a <sub>1</sub>	a <sub>0</sub>	2	2				
JF1 addr	(PC 0 - 7) - addr if F1 = 1 (PC) - (PC) + 2 if F1 = 0	Jump to specified address if Flag F1 is set.	0	1	1	1	0	1	1	0	2	2				
JMP addr	(PC 8 - 10) - addr 8 - 10 (PC 0 - 7) - addr 0 - 7 (PC 11) - DBF	Direct Jump to specified address within the 2K address block.	a <sub>10</sub>	a <sub>9</sub>	a <sub>8</sub>	0	0	1	0	0	2	2				
JMPP @ A	(PC 0 - 7) - ((A))	Jump indirect to specified address with address page.	1	0	1	1	0	0	1	1	2*	1				
JNC addr	(PC 0 - 7) - addr if C = 0 (PC) - (PC) + 2 if C = 1	Jump to specified address if carry flag is low.	1	1	1	0	0	1	1	0	2	2				
JNI addr	(PC 0 - 7) - addr if I = 0 (PC) - (PC) + 2 if I = 1	Jump to specified address if interrupt is low.	1	0	0	0	0	1	1	0	2	2				



MNEMONIC	FUNCTION	DESCRIPTION	INSTRUCTION CODE								CYCLES	BYTES	FLAGS			
			D7	D6	D5	D4	D3	D2	D1	D0			C	AC	F0	F1
<b>BRANCH (CONT.)</b>																
JNT0 addr	(PC - 7) - addr if T0 = 0 (PC) - (PC) + 2 if T0 = 1	Jump to specified address if Test 0 is low.	0	0	1	0	0	1	1	0	2	2				
JNT1 addr	(PC - 7) - addr if T1 = 0 (PC) - (PC) + 2 if T1 = 1	Jump to specified address if Test 1 is low	0	1	0	0	0	1	1	0	2	2				
JNZ addr	(PC - 7) - addr if A = 0 (PC) - (PC) + 2 if A = 1	Jump to specified address if accumulator is non-zero.	1	0	0	1	0	1	1	0	2	2				
JTF addr	(PC - 7) - addr if TF = 1 (PC) - (PC) + 2 if TF = 0	Jump to specified address if Timer Flag is set to 1.	0	0	0	1	0	1	1	0	2	2				
JT0 addr	(PC - 7) - addr if T0 = 1 (PC) - (PC) + 2 if T0 = 0	Jump to specified address if Test 0 is a 1	0	0	1	1	0	1	1	0	2	2				
JT1 addr	(PC - 7) - addr if T1 = 1 (PC) - (PC) + 2 if T1 = 0	Jump to specified address if Test 1 is a 1.	0	1	0	1	0	1	1	0	2	2				
JZ addr	(PC - 7) - addr if A = 0 (PC) - (PC) + 2 if A = 1	Jump to specified address if Accumulator is 0.	1	1	0	0	0	1	1	0	2	2				
<b>CONTROL</b>																
EN I		Enable the External Interrupt input.	0	0	0	0	0	1	0	1	1	1				
DIS I		Disable the External Interrupt input.	0	0	0	1	0	1	0	1	1	1				
ENTO CLK		Enable the Clock Output pin T0.	0	1	1	1	0	1	0	1	1	1				
SEL MB0	(DBF) - 0	Select Bank 0 (locations 0 - 2047) of Program Memory.	1	1	1	0	0	1	0	1	1	1				
SEL MB1	(DBF) - 1	Select Bank 1 (locations 2048 - 4095) of Program Memory.	1	1	1	1	0	1	0	1	1	1				
SEL RB0	(BS) - 0	Select Bank 0 (locations 0 - 7) of Data Memory.	1	1	0	0	0	1	0	1	1	1				
SEL RB1	(BS) - 1	Select Bank 1 (locations 24 - 31) of Data Memory.	1	1	0	1	0	1	0	1	1	1				
<b>DATA MOVES</b>																
MOV A, : data	(A) - : data	Move Immediate the specified data into the Accumulator.	0	0	1	0	0	0	1	1	2	2				
MOV A, Rr	(A) - (Rr), r = 0 - 7	Move the contents of the designated registers into the Accumulator.	d7	d6	d5	d4	d3	d2	d1	d0	1	1				
MOV A, @Rr	(A) - ((Rr)), r = 0 - 1	Move Indirect the contents of data memory location into the Accumulator	1	1	1	1	0	0	0	r	1	1				
MOV A, PSW	(A) - (PSW)	Move contents of the Program Status Word into the Accumulator.	1	1	0	0	0	1	1	1	1	1				
MOV Rr, : data	(Rr) - : data, r = 0 - 7	Move Immediate the specified data into the designated register	1	0	1	1	1	r	r	r	2	2				
MOV Rr, A	(Rr) - (A), r = 0 - 7	Move Accumulator Contents into the designated register.	d7	d6	d5	d4	d3	d2	d1	d0	1	1				
MOV @Rr, A	((Rr)) - (A), r = 0 - 1	Move Indirect Accumulator Contents into data memory location	1	0	1	0	0	0	0	r	1	1				
MOV @Rr, : data	((Rr)) - : data, r = 0 - 1	Move Immediate the specified data into data memory.	1	0	1	1	0	0	0	r	2	2				
MOV PSW, A	(PSW) - (A)	Move contents of Accumulator into the program status word.	d7	d6	d5	d4	d3	d2	d1	d0	1	1				
MOV P, A	(PC - 7) - (A)	Move data in the current page into the Accumulator.	1	0	1	0	0	0	1	1	2	1				
MOV P3, A, @ A	(A) - ((PC)) (PC - 7) - (A) (PC - 10) - 011 (A) - ((PC))	Move Program data in Page 3 into the Accumulator.	1	1	1	0	0	0	1	1	2	1				
MOVX A, @R	(A) - ((Rr)), r = 0 - 1	Move Indirect the contents of external data memory into the Accumulator.	1	0	0	0	0	0	0	r	2	1				
MOVX @R, A	((Rr)) - (A), r = 0 - 1	Move Indirect the contents of the Accumulator into external data memory.	1	0	0	1	0	0	0	r	2	1				
XCH A, Rr	(A) ↔ (Rr), r = 0 - 7	Exchange the Accumulator and designated register's contents.	0	0	1	0	1	r	r	r	1	1				
XCH A, @Rr	(A) ↔ ((Rr)), r = 0 - 1	Exchange Indirect contents of Accumulator and location in data memory.	0	0	1	0	0	0	0	r	1	1				
XCHD A, @Rr	(A 0 - 3) ↔ ((Rr) 0 - 3); r = 0 - 1	Exchange Indirect 4-bit contents of Accumulator and data memory.	0	0	1	1	0	0	0	r	1	1				
<b>FLAGS</b>																
CPL C	(C) - NOT (C)	Complement Content of carry bit.	1	0	1	0	0	1	1	1	1	1				
CPL F0	(F0) - NOT (F0)	Complement Content of Flag F0.	1	0	0	1	0	1	0	1	1	1			•	
CPL F1	(F1) - NOT (F1)	Complement Content of Flag F1	1	0	1	1	0	1	0	1	1	1			•	
CLR C	(C) - 0	Clear content of carry bit to 0	1	0	0	1	0	1	1	1	1	1			•	
CLR F0	(F0) - 0	Clear content of Flag 0 to 0.	1	0	0	0	0	1	0	1	1	1			•	
CLR F1	(F1) - 0	Clear content of Flag 1 to 0.	1	0	1	0	0	1	0	1	1	1			•	



MNEMONIC	FUNCTION	DESCRIPTION	INSTRUCTION CODE								CYCLES	BYTES	FLAGS			
			D7	D6	D5	D4	D3	D2	D1	D0			C	AC	F0	F1
<b>INPUT/OUTPUT</b>																
ANL BUS, = data	(BUS) · (BUS) AND data	Logical and Immediate specified data with contents of BUS.	1	0	0	1	1	0	0	0	2	2				
ANL Pp, = data	(Pp) · (Pp) AND data p 1 2	Logical and Immediate specified data with designated port (1 or 2)	d7	d6	d5	d4	d3	d2	d1	d0	2	2				
ANLD Pp, A	(Pp) · (Pp) AND (A 0 3) p 4 7	Logical and contents of Accumulator with designated port (4 7).	1	0	0	1	1	1	1	p	2	1				
IN A, Pp	(A) · (Pp), p 1 2	Input data from designated port (1 2) into Accumulator.	0	0	0	0	1	0	p	p	2	1				
INS A, BUS	(A) · (BUS)	Input strobed BUS data into Accumulator.	0	0	0	0	1	0	0	0	2	1				
MOVD A, Pp	(A 0 3) · (Pp), p 4 7 (A 4 7) · 0	Move contents of designated port (4 7) into Accumulator.	0	0	0	0	1	1	p	p	2	1				
MOVD Pp, A	(Pp) · A 0 3; p 4 7	Move contents of Accumulator to designated port (4 7).	0	0	1	1	1	1	p	p	1	1				
ORL BUS, = data	(BUS) · (BUS) OR data	Logical or Immediate specified data with contents of BUS.	1	0	0	0	1	0	0	0	2	2				
ORLD Pp, A	(Pp) · (Pp) OR (A 0 3) p 4 7	Logical or contents of Accumulator with designated port (4 7).	1	0	0	0	1	1	p	p	1	1				
ORL Pp, = data	(Pp) · (Pp) OR data p 1 2	Logical or Immediate specified data with designated port (1 2)	1	0	0	0	1	0	p	p	2	2				
OUTL BUS, A	(BUS) · (A)	Output contents of Accumulator onto BUS.	0	0	0	0	0	0	1	0	1	1				
OUTL Pp, A	(Pp) · (A), p 1 2	Output contents of Accumulator to designated port (1 2).	0	0	1	1	1	0	p	p	1	1				
<b>REGISTERS</b>																
DEC Rr · (Rr)	(Rr) · (Rr) 1, r = 0 7	Decrement by 1 contents of designated register.	1	1	0	0	1	r	r	r	1	1				
INC Rr	(Rr) · (Rr) + 1, r = 0 7	Increment by 1 contents of designated register.	0	0	0	1	1	r	r	r	1	1				
INC @ Rr	((Rr)) · ((Rr)) + 1; r = 0 1	Increment Indirect by 1 the contents of data memory location.	0	0	0	1	0	0	0	r	1	1				
<b>SUBROUTINE</b>																
CALL addr	((SP)) · (PC), (PSW 4 7) (SP) · (SP) + 1 (PC 8 10) · addr 8 10 (PC 0 7) · addr 0 7 (PC 11) · DBF	Call designated Subroutine.	a10	ag	ag	1	0	1	0	0	2	2				
RET	(SP) · (SP) 1 (PC) · ((SP))	Return from Subroutine without restoring Program Status Word.	1	0	0	0	0	0	1	1	2	1				
RETR	(SP) · (SP) 1 (PC) · ((SP)) (PSW 4 7) · ((SP))	Return from Subroutine restoring Program Status Word.	1	0	0	1	0	0	1	1	2	1				
<b>TIMER/COUNTER</b>																
ENT CNTI		Enable Internal interrupt Flag for Timer/Counter output.	0	0	1	0	0	1	0	1	1	1				
DIS CNTI		Disable Internal interrupt Flag for Timer/Counter output.	0	0	1	1	0	1	0	1	1	1				
MOV A, T	(A) · (T)	Move contents of Timer/Counter into Accumulator	0	1	0	0	0	0	1	0	1	1				
MOV T, A	(T) · (A)	Move contents of Accumulator into Timer/Counter.	0	1	1	0	0	0	1	0	1	1				
STOP TCNT		Stop Count for Event Counter	0	1	1	0	0	1	0	1	1	1				
STRT CNT		Start Count for Event Counter.	0	1	0	0	0	1	0	1	1	1				
STRT T		Start Count for Timer.	0	1	0	1	0	1	0	1	1	1				
<b>MISCELLANEOUS</b>																
NOP		No Operation performed.	0	0	0	0	0	0	0	0	1	1				


- Notes ① Instruction Code Designations r and p form the binary representation of the Registers and Ports involved  
 ② The dot under the appropriate flag bit indicates that its content is subject to change by the instruction it appears in  
 ③ References to the address and data are specified in bytes 2 and/or 1 of the instruction  
 ④ Numerical Subscripts appearing in the FUNCTION column reference the specific bits affected.

Symbol Definitions:

SYMBOL	DESCRIPTION
A	The Accumulator
AC	The Auxiliary Carry Flag
addr	Program Memory Address (12 bits)
Bb	Bit Designator (b = 0 - 7)
BS	The Bank Switch
BUS	The BUS Port
C	Carry Flag
CLK	Clock Signal
CNT	Event Counter
D	Nibble Designator (4 bits)
data	Number or Expression (8 bits)
DBF	Memory Bank Flip-Flop
F0, F1	Flags 0, 1
I	Interrupt
P	"In-Page" Operation Designator

SYMBOL	DESCRIPTION
Pp	Port Designator (p = 1, 2 or 4 - 7)
PSW	Program Status Word
Rr	Register Designator (r = 0, 1 or 0 - 7)
SP	Stack Pointer
T	Timer
TF	Timer Flag
T0, T1	Testable Flags 0, 1
X	External RAM
=	Prefix for Immediate Data
@	Prefix for Indirect Address
\$	Program Counter's Current Value
(x)	Contents of External RAM Location
((x))	Contents of Memory Location Addressed by the Contents of External RAM Location.
-	Replaced By


LOGIC SYMBOL



**μPD8048/8748/8035L**

PACKAGE OUTLINES


μPD8048C  
μPD8035LC



Plastic

ITEM	MILLIMETERS	INCHES
A	51.5 MAX	2.028 MAX
B	1.62	0.064
C	2.54 ± 0.1	0.10 ± 0.004
D	0.5 ± 0.1	0.019 ± 0.004
E	48.26	1.9
F	1.2 MIN	0.047 MIN
G	2.54 MIN	0.10 MIN
H	0.5 MIN	0.019 MIN
I	5.22 MAX	0.206 MAX
J	5.72 MAX	0.225 MAX
K	15.24	0.600
L	13.2	0.520
M	0.25 + 0.1 0.05	0.010 + 0.004 0.002

μPD8048D  
μPD8748D  
μPD8035LD



Ceramic

ITEM	MILLIMETERS	INCHES
A	51.5	2.03
B	1.62	0.06
C	2.54	0.1
D	0.5 ± 0.1	0.02 ± 0.004
E	48.26	1.9
F	1.02	0.04
G	3.2	0.13
H	1.0	0.04
I	3.5	0.14
J	4.5	0.18
K	15.24	0.6
L	14.93	0.59
M	0.25 ± 0.05	0.01 ± 0.0019

